

PRACTICE PROBLEMS BASED ON PIPELINING IN COMPUTER ARCHITECTURE-

Problem-01:

Consider a pipeline having 4 phases with duration 60, 50, 90 and 80 ns. Given latch delay is 10 ns. Calculate-

1. Pipeline cycle time
2. Non-pipeline execution time
3. Speed up ratio
4. Pipeline time for 1000 tasks
5. Sequential time for 1000 tasks
6. Throughput

Solution-

Given-

- Four stage pipeline is used
- Delay of stages = 60, 50, 90 and 80 ns
- Latch delay or delay due to each register = 10 ns

Part-01: Pipeline Cycle Time-

Cycle time

= Maximum delay due to any stage + Delay due to its register

= $\text{Max} \{ 60, 50, 90, 80 \} + 10 \text{ ns}$

= $90 \text{ ns} + 10 \text{ ns}$

= 100 ns

Part-02: Non-Pipeline Execution Time-

Non-pipeline execution time for one instruction

= $60 \text{ ns} + 50 \text{ ns} + 90 \text{ ns} + 80 \text{ ns}$

= 280 ns

Part-03: Speed Up Ratio-

Speed up

= Non-pipeline execution time / Pipeline execution time

= 280 ns / Cycle time

= 280 ns / 100 ns

= 2.8

Part-04: Pipeline Time For 1000 Tasks-

Pipeline time for 1000 tasks

= Time taken for 1st task + Time taken for remaining 999 tasks

= 1 x 4 clock cycles + 999 x 1 clock cycle

= 4 x cycle time + 999 x cycle time

= 4 x 100 ns + 999 x 100 ns

= 400 ns + 99900 ns

= 100300 ns

Part-05: Sequential Time For 1000 Tasks-

Non-pipeline time for 1000 tasks

= 1000 x Time taken for one task

= 1000 x 280 ns

= 280000 ns

Part-06: Throughput-

Throughput for pipelined execution

= Number of instructions executed per unit time

= 1000 tasks / 100300 ns

Problem-02:

A four stage pipeline has the stage delays as 150, 120, 160 and 140 ns respectively. Registers are used between the stages and have a delay of 5 ns each. Assuming constant clocking rate, the total time taken to process 1000 data items on the pipeline will be-

1. 120.4 microseconds
2. 160.5 microseconds
3. 165.5 microseconds
4. 590.0 microseconds

Solution-

Given-

- Four stage pipeline is used
- Delay of stages = 150, 120, 160 and 140 ns
- Delay due to each register = 5 ns
- 1000 data items or instructions are processed

Cycle Time-

Cycle time

= Maximum delay due to any stage + Delay due to its register

= $\text{Max} \{ 150, 120, 160, 140 \} + 5 \text{ ns}$

= 160 ns + 5 ns

= 165 ns

Pipeline Time To Process 1000 Data Items-

Pipeline time to process 1000 data items

= Time taken for 1st data item + Time taken for remaining 999 data items

= $1 \times 4 \text{ clock cycles} + 999 \times 1 \text{ clock cycle}$

= $4 \times \text{cycle time} + 999 \times \text{cycle time}$

= $4 \times 165 \text{ ns} + 999 \times 165 \text{ ns}$

= 660 ns + 164835 ns

= 165495 ns

$$= 165.5 \mu\text{s}$$

Thus, Option (C) is correct.

Problem-03:

Consider a non-pipelined processor with a clock rate of 2.5 gigahertz and average cycles per instruction of 4. The same processor is upgraded to a pipelined processor with five stages but due to the internal pipeline delay, the clock speed is reduced to 2 gigahertz. Assume there are no stalls in the pipeline. The speed up achieved in this pipelined processor is-

1. 3.2
2. 3.0
3. 2.2
4. 2.0

Solution-

Cycle Time in Non-Pipelined Processor-

Frequency of the clock = 2.5 gigahertz

Cycle time

$$= 1 / \text{frequency}$$

$$= 1 / (2.5 \text{ gigahertz})$$

$$= 1 / (2.5 \times 10^9 \text{ hertz})$$

$$= 0.4 \text{ ns}$$

Non-Pipeline Execution Time-

Non-pipeline execution time to process 1 instruction

= Number of clock cycles taken to execute one instruction

= 4 clock cycles

$$= 4 \times 0.4 \text{ ns}$$

$$= 1.6 \text{ ns}$$

Cycle Time in Pipelined Processor-

Frequency of the clock = 2 gigahertz

Cycle time

= 1 / frequency

= 1 / (2 gigahertz)

= 1 / (2 x 10⁹ hertz)

= 0.5 ns

Pipeline Execution Time-

Since there are no stalls in the pipeline, so ideally one instruction is executed per clock cycle. So,

Pipeline execution time

= 1 clock cycle

= 0.5 ns

Speed Up-

Speed up

= Non-pipeline execution time / Pipeline execution time

= 1.6 ns / 0.5 ns

= 3.2

Thus, Option (A) is correct.

Problem-04:

The stage delays in a 4 stage pipeline are 800, 500, 400 and 300 picoseconds. The first stage is replaced with a functionally equivalent design involving two stages with respective delays 600 and 350 picoseconds.

The throughput increase of the pipeline is ____%.

Solution-

Execution Time in 4 Stage Pipeline-

Cycle time

= Maximum delay due to any stage + Delay due to its register

= $\text{Max} \{ 800, 500, 400, 300 \} + 0$

= 800 picoseconds

Thus, Execution time in 4 stage pipeline = 1 clock cycle = 800 picoseconds.

Throughput in 4 Stage Pipeline-

Throughput

= Number of instructions executed per unit time

= 1 instruction / 800 picoseconds

Execution Time in 2 Stage Pipeline-

Cycle time

= Maximum delay due to any stage + Delay due to its register

= $\text{Max} \{ 600, 350 \} + 0$

= 600 picoseconds

Thus, Execution time in 2 stage pipeline = 1 clock cycle = 600 picoseconds.

Throughput in 2 Stage Pipeline-

Throughput

= Number of instructions executed per unit time

= 1 instruction / 600 picoseconds

Throughput Increase-

Throughput increase

= $\{ (\text{Final throughput} - \text{Initial throughput}) / \text{Initial throughput} \} \times 100$

$$\begin{aligned}
&= \{ (1 / 600 - 1 / 800) / (1 / 800) \} \times 100 \\
&= \{ (800 / 600) - 1 \} \times 100 \\
&= (1.33 - 1) \times 100 \\
&= 0.3333 \times 100 \\
&= 33.33 \%
\end{aligned}$$

Problem-05:

A non-pipelined single cycle processor operating at 100 MHz is converted into a synchronous pipelined processor with five stages requiring 2.5 ns, 1.5 ns, 2 ns, 1.5 ns and 2.5 ns respectively. The delay of the latches is 0.5 ns.

The speed up of the pipeline processor for a large number of instructions is-

1. 4.5
2. 4.0
3. 3.33
4. 3.0

Solution-

Cycle Time in Non-Pipelined Processor-

Frequency of the clock = 100 MHz

Cycle time

$$= 1 / \text{frequency}$$

$$= 1 / (100 \text{ MHz})$$

$$= 1 / (100 \times 10^6 \text{ hertz})$$

$$= 0.01 \mu\text{s}$$

Non-Pipeline Execution Time-

Non-pipeline execution time to process 1 instruction

= Number of clock cycles taken to execute one instruction

= 1 clock cycle

$$= 0.01 \mu\text{s}$$

= 10 ns

Cycle Time in Pipelined Processor-

Cycle time

= Maximum delay due to any stage + Delay due to its register

= $\text{Max} \{ 2.5, 1.5, 2, 1.5, 2.5 \} + 0.5 \text{ ns}$

= $2.5 \text{ ns} + 0.5 \text{ ns}$

= 3 ns

Pipeline Execution Time-

Pipeline execution time

= 1 clock cycle

= 3 ns

Speed Up-

Speed up

= Non-pipeline execution time / Pipeline execution time

= $10 \text{ ns} / 3 \text{ ns}$

= 3.33

Thus, Option (C) is correct.

Problem-06:

We have 2 designs D1 and D2 for a synchronous pipeline processor. D1 has 5 stage pipeline with execution time of 3 ns, 2 ns, 4 ns, 2 ns and 3 ns. While the design D2 has 8 pipeline stages each with 2 ns execution time. How much time can be saved using design D2 over design D1 for executing 100 instructions?

1. 214 ns
2. 202 ns
3. 86 ns
4. 200 ns

Solution-

Cycle Time in Design D1-

Cycle time

= Maximum delay due to any stage + Delay due to its register

= $\text{Max} \{ 3, 2, 4, 2, 3 \} + 0$

= 4 ns

Execution Time For 100 Instructions in Design D1-

Execution time for 100 instructions

= Time taken for 1st instruction + Time taken for remaining 99 instructions

= $1 \times 5 \text{ clock cycles} + 99 \times 1 \text{ clock cycle}$

= $5 \times \text{cycle time} + 99 \times \text{cycle time}$

= $5 \times 4 \text{ ns} + 99 \times 4 \text{ ns}$

= $20 \text{ ns} + 396 \text{ ns}$

= 416 ns

Cycle Time in Design D2-

Cycle time

= Delay due to a stage + Delay due to its register

= $2 \text{ ns} + 0$

= 2 ns

Execution Time For 100 Instructions in Design D2-

Execution time for 100 instructions

= Time taken for 1st instruction + Time taken for remaining 99 instructions

= $1 \times 8 \text{ clock cycles} + 99 \times 1 \text{ clock cycle}$

$$= 8 \times \text{cycle time} + 99 \times \text{cycle time}$$

$$= 8 \times 2 \text{ ns} + 99 \times 2 \text{ ns}$$

$$= 16 \text{ ns} + 198 \text{ ns}$$

$$= 214 \text{ ns}$$

Time Saved-

Time saved

$$= \text{Execution time in design D1} - \text{Execution time in design D2}$$

$$= 416 \text{ ns} - 214 \text{ ns}$$

$$= 202 \text{ ns}$$

Thus, Option (B) is correct.

Problem-07:

Consider an instruction pipeline with four stages (S1, S2, S3 and S4) each with combinational circuit only. The pipeline registers are required between each stage and at the end of the last stage. Delays for the stages and for the pipeline registers are as given in the figure-

What is the approximate speed up of the pipeline in steady state under ideal conditions when compared to the corresponding non-pipeline implementation?

1. 4.0

2. 2.5
3. 1.1
4. 3.0

Solution-

Non-Pipeline Execution Time-

Non-pipeline execution time for 1 instruction

$$= 5 \text{ ns} + 6 \text{ ns} + 11 \text{ ns} + 8 \text{ ns}$$

$$= 30 \text{ ns}$$

Cycle Time in Pipelined Processor-

Cycle time

= Maximum delay due to any stage + Delay due to its register

$$= \text{Max} \{ 5, 6, 11, 8 \} + 1 \text{ ns}$$

$$= 11 \text{ ns} + 1 \text{ ns}$$

$$= 12 \text{ ns}$$

Pipeline Execution Time-

Pipeline execution time

$$= 1 \text{ clock cycle}$$

$$= 12 \text{ ns}$$

Speed Up-

Speed up

$$= \text{Non-pipeline execution time} / \text{Pipeline execution time}$$

$$= 30 \text{ ns} / 12 \text{ ns}$$

$$= 2.5$$

Thus, Option (B) is correct.

Problem-08:

Consider a 4 stage pipeline processor. The number of cycles needed by the four instructions I1, I2, I3 and I4 in stages S1, S2, S3 and S4 is shown below-

	S1	S2	S3	S4
I1	2	1	1	1
I2	1	3	2	2
I3	2	1	1	3
I4	1	2	2	2

What is the number of cycles needed to execute the following loop?

for(i=1 to 2) { I1; I2; I3; I4; }

1. 16
2. 23
3. 28
4. 30

Solution-

The phase-time diagram is-

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
S1	I1	I1	I2	I3	I3	I4	I1	I1	I2	I3	I3	I4											
S2			I1	I2	I2	I2	I3	I4	I4	I1	I2	I2	I2	I3	I4	I4							
S3				I1			I2	I2	I3	I4	I4	I1		I2	I2	I3	I4	I4					
S4					I1				I2	I2	I3	I3	I3	I4	I4	I1	I2	I2	I3	I3	I3	I4	I4

Phase-Time Diagram

From here, number of clock cycles required to execute the loop = 23 clock cycles.

Thus, Option (B) is correct.

Problem-09:

Consider a pipelined processor with the following four stages-

IF : Instruction Fetch

ID : Instruction Decode and Operand Fetch

EX : Execute

WB : Write Back

The IF, ID and WB stages take one clock cycle each to complete the operation. The number of clock cycles for the EX stage depends on the instruction. The ADD and SUB instructions need 1 clock cycle and the MUL instruction need 3 clock cycles in the EX stage. Operand forwarding is used in the pipelined processor. What is the number of clock cycles taken to complete the following sequence of instructions?

ADD R2, R1, R0 $R2 \leftarrow R0 + R1$

MUL R4, R3, R2 $R4 \leftarrow R3 + R2$

SUB R6, R5, R4 $R6 \leftarrow R5 + R4$

1. 7
2. 8
3. 10
4. 14

Solution-

The phase-time diagram is-

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
S1	I1	I1	I2	I3	I3	I4	I1	I1	I2	I3	I3	I4											
S2			I1	I2	I2	I2	I3	I4	I4	I1	I2	I2	I2	I3	I4	I4							
S3				I1			I2	I2	I3	I4	I4	I1		I2	I2	I3	I4	I4					
S4					I1				I2	I2	I3	I3	I3	I4	I4	I1	I2	I2	I3	I3	I3	I4	I4

Phase-Time Diagram

From here, number of clock cycles required to execute the instructions = 8 clock cycles.

Thus, Option (B) is correct.

Problem-10:

Consider the following procedures. Assume that the pipeline registers have zero latency.

P1 : 4 stage pipeline with stage latencies 1 ns, 2 ns, 2 ns, 1 ns

P2 : 4 stage pipeline with stage latencies 1 ns, 1.5 ns, 1.5 ns, 1.5 ns

P3 : 5 stage pipeline with stage latencies 0.5 ns, 1 ns, 1 ns, 0.6 ns, 1 ns

P4 : 5 stage pipeline with stage latencies 0.5 ns, 0.5 ns, 1 ns, 1 ns, 1.1 ns

Which procedure has the highest peak clock frequency?

1. P1
2. P2
3. P3
4. P4

Solution-

It is given that pipeline registers have zero latency. Thus,

Cycle time

= Maximum delay due to any stage + Delay due to its register

= Maximum delay due to any stage

For Processor P1:

Cycle time

= Max { 1 ns, 2 ns, 2 ns, 1 ns }

= 2 ns

Clock frequency

= 1 / Cycle time

= 1 / 2 ns

= 0.5 gigahertz

For Processor P2:

Cycle time

= Max { 1 ns, 1.5 ns, 1.5 ns, 1.5 ns }

= 1.5 ns

Clock frequency

= 1 / Cycle time

= 1 / 1.5 ns

= 0.67 gigahertz

For Processor P3:

Cycle time

= Max { 0.5 ns, 1 ns, 1 ns, 0.6 ns, 1 ns }

$$= 1 \text{ ns}$$

Clock frequency

$$= 1 / \text{Cycle time}$$

$$= 1 / 1 \text{ ns}$$

$$= 1 \text{ gigahertz}$$

For Processor P4:

Cycle time

$$= \text{Max} \{ 0.5 \text{ ns}, 0.5 \text{ ns}, 1 \text{ ns}, 1 \text{ ns}, 1.1 \text{ ns} \}$$

$$= 1.1 \text{ ns}$$

Clock frequency

$$= 1 / \text{Cycle time}$$

$$= 1 / 1.1 \text{ ns}$$

$$= 0.91 \text{ gigahertz}$$

Clearly, Process P3 has the highest peak clock frequency.

Thus, Option (C) is correct.

Problem-11:

Consider a 3 GHz (gigahertz) processor with a three-stage pipeline and stage latencies T_1 , T_2 and T_3 such that $T_1 = 3T_2/4 = 2T_3$. If the longest pipeline stage is split into two pipeline stages of equal latency, the new frequency is ____ GHz, ignoring delays in the pipeline registers.

Solution-

Let 't' be the common multiple of each ratio, then-

- $T_1 = t$
- $T_2 = 4t / 3$
- $T_3 = t / 2$

Pipeline Cycle Time-

Pipeline cycle time

= Maximum delay due to any stage + Delay due to its register

= $\text{Max} \{ t, 4t/3, t/2 \} + 0$

= $4t/3$

Frequency Of Pipeline-

Frequency

= $1 / \text{Pipeline cycle time}$

= $1 / (4t / 3)$

= $3 / 4t$

Given frequency = 3 GHz. So,

$3 / 4t = 3 \text{ GHz}$

$4t = 1 \text{ ns}$

$t = 0.25 \text{ ns}$

Stage Latencies Of Pipeline-

Stage latency of different stages are-

- Latency of stage-01 = 0.25 ns
- Latency of stage-02 = 0.33 ns
- Latency of stage-03 = 0.125 ns

Splitting The Pipeline-

The stage with longest latency i.e. stage-02 is split up into 4 stages.

After splitting, the latency of different stages are-

- Latency of stage-01 = 0.25 ns
- Latency of stage-02 = 0.165 ns

- Latency of stage-03 = 0.165 ns
- Latency of stage-04 = 0.125 ns

Splitted Pipeline Cycle Time-

Splitted pipeline cycle time

= Maximum delay due to any stage + Delay due to its register

= Max { 0.25, 0.165, 0.165, 0.125 } + 0

= 0.25 ns

Frequency Of Splitted Pipeline-

Frequency

= 1 / splitted pipeline cycle time

= 1 / 0.25 ns

= 4 GHz

Thus, new frequency = 4 GHz.